

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 841 617 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

13.05.1998 Bulletin 1998/20

(51) Int. Cl.6: G06F 9/46

(21) Application number: 97111189.3

(22) Date of filing: 03.07.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE
Designated Extension States:
AL LT LV RO SI

(30) Priority: 12.11.1996 US 748226

(71) Applicant:

Hewlett-Packard Company Palo Alto, California 94304 (US) (72) Inventors:

 Chaney, Kenneth Plano, Texas 75023 (US)


Ruff, Michael T.
 South, Allen, Texas 75002 (US)

(74) Representative:

Schoppe, Fritz, Dipl.-Ing.
Schoppe & Zimmermann
Patentanwälte
Postfach 71 08 67
81458 München (DE)

(54) Dynamic allocation of buffer space between requests and responses

(57)The space of a buffer 201 is logically partitioned into space reserved for requests only, space reserved for responses only, and space that can be used for either requests or responses, i.e., dynamically usable as needed by the system. An arbiter 301 uses three registers to keep track of the request buffer space 302, the response buffer space 303 and the dynamic space 304. The arbiter compares each of the registers with a corresponding limit 307, 308, and 309, to determine if a request packet or a response packet should be sent to the buffer. The limits are set by software and define the maximum number of request products, response packets, and total number of packets the buffer can hold. For example, the limit may be set to eight requests, eight responses and ten total. Thus two spaces are reserved for requests and two spaces are reserved for responses, and six are dynamically usable.





Description

TECHNICAL FIELD OF THE INVENTION

This invention relates in general to multi-processor computer systems and in particular to the allocation of queue space between requests and responses.

BACKGROUND OF THE INVENTION

In prior systems, there are a certain number of request buffer locations and a certain number of response buffer locations. These buffer locations are fixed in the hardware and not changeable by software. In some systems, the request and response buffer locations are on physically separate hardware devices. Thus, the fixed nature causes an inherent inefficiency in the allocation of buffer space. Basically, the problem is that if a large number of request packets were received which fill up the buffer additional, request packets would have to be halted until the request packet buffer is emptied. This filling and emptying of buffers is time consuming and inefficient.

A consequence of this problem is that the buffer response time is not constant there is a possibility that if a net packet is one of the type that can be sent out and used right away, and if there is no buffer space at that time, the packet will be delayed until the buffer becomes open. This problem greatly affects performance of the system.

It is therefore desirable to have a system that makes more efficient use of the available buffer space and reduces the probability that a data packet will be delayed due to congestion in the queue buffers.

It is therefore further desirable to have a system that has more efficient distribution of data packets and positively impacts system performance, by maintaining open queue buffer space, and thus allowing better throughput of data packets.

SUMMARY OF THE INVENTION

The invention partitions a single buffer into space reserved for requests only, space reserved for responses only, and space that can be used for either requests or responses, as needed by the system. Under this arrangement, if at any instant one of the reserved buffers (requests or responses) goes into overflow, the dual use buffers can be used to keep the data flowing efficiently.

The processor agent chip or PAC has three internal registers that keep track of the status of the buffer space. One counter keeps track of request buffer space, a second counter keeps track of response buffer space, and the third counter keeps track of the total amount of 55 buffer space that is being used. By using the three counters and comparing each of them to three limits, the system is capable of dynamic buffer allocation. The

limits are set by software and define the maximum number of request packets that can be in the buffer, the maximum number of response packets that can be in the buffer, and the total number of both request and response packets that can be in the buffer.

Before the PAC sends a request packet, the PAC polls counters to insure that the buffer is not full. The PAC checks the request counter to ensure that the request limit has not been exceeded, and then the PAC checks the total counter to ensure this packet will not exceed the total limit count for that buffer.

For example, assume the limit for the total buffer size is set for ten packets of both response and request types, and the limit for the request count is set for eight packets of the request type. That would mean that the request packet could be sent as long as there was not eight request packets currently in the request buffer and that there was not currently ten total packets of both request and response types in the buffer. This basically means that the request packets are limited to a maximum of eight of ten locations. And consequently, the other two locations are reserved exclusively for the response packets.

Similarly for responses, if the limit for the total buffer size is set for ten packets of both response and request types, and the limit for the response count is set for eight packets of the response type. That would mean that the response packet could be sent as long as there was not eight response packets currently in the response buffer and that there was not currently ten total packets of both request and response types in the buffer. This basically means that the response packets are limited to a maximum of eight of ten locations. Consequently, the other two locations are reserved exclusively for the request packets.

Therefore, with the settings of 8/8/10, two locations are always reserved for requests, two locations are always reserved for responses, and the remaining six locations can be used by for either responses or requests, as needed by the system.

A technical feature of the invention is to use a single buffer for both request buffer space and response buffer space.

Another technical feature of the invention is to reserve some buffer space for only requests, to reserve some buffer space for only responses, and to use the remainder of the buffer space for requests or responses, as required by the system.

A further technical feature of the invention is to use counters to keep track of the status of the different types of buffer spaces, i.e. request, response, and total.

A further technical feature of the invention is to have the allocation of the different types of buffer spaces software adjustable.

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features

4

and advantages of the invention will be described here-inafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGURE 1 depicts a single node of a multi-node, multi-processor system that uses the inventive buffer allocation;

FIGURE 2 depicts the arrangement of a single cross bar router chip (RAC);

FIGURE 3 depicts the arrangement of a cross bar arbiter within the PAC.

DESCRIPTION OF THE PREFERRED EMBODI-MENTS

FIGURE 1 depicts a single node of a multi-node, multi-processor computer system. The overall system may have a plurality of these nodes shown in FIGURE 1

Each node, in the embodiment shown, can support up to sixteen processors 110. These processors are 35 connected to processor agent chips or PACs 111. The function of each PAC 111 is to transmit requests from its associated processors 110 through cross bar router chips (RAC) 112 to the memory access chips (MAC) 113 and then forward the responses back to the requesting processor. Each PAC 111 has an input/output (I/O) subsystem 117. Each MAC 113 controls access to its associated coherent memory 114. When a. processor 110 generates a request to access memory (or other resource), the associated PAC 111 sends the request through the proper RAC 112 to a MAC 113. If the request is destined for memory 114 on the local node, MAC 113 accesses the memory attached to it. If the request is destined for memory on another node, MAC 113 forwards the request to TAC 115. TAC 115 is the interface between the node and an SCI ring 116. TAC 115 is also known as a toroidal access chip or a SCI controller. The SCI rings 116 (not shown) interconnect the nodes in the multi-node system.

FIGURE 2 depicts a single RAC chip 112 wherethrough packets flow from PAC 111 to MAC 113, and from MAC 113 to PAC 111. RAC chip 112 forms a crossbar which routes requests and responses in both directions. RAC has four PAC input buffers 201, one buffer associated with a respective PAC. The RAC also has four MAC input buffers, one buffer associated with a respective MAC. Each of the PAC input buffers 201 can hold up to ten packets of both response and request types.

PAC 111 sends a packet to the RAC 112, and where it is held in the PAC input buffer 201 until only RAC can send the packet on to MAC 113. Similarly for the opposite direction, then the MAC tries to send a packet to a certain PAC, it goes through the proper RAC where it first goes into the input buffer on that RAC and is later on forwarded on to the proper PAC. The MAC input buffers are not part of this invention. The PAC input buffers will hereinafter be referred to as buffers.

The processors will make requests for data and provide responses for data. For example, there is a time when processor 110 will make a request for a certain line memory. That request will be forwarded to PAC 111. PAC 111 forwards it to one of the two RACs 112 to which it is connected, and then to the MAC chip 113 that actually has the requested memory line 114. When PAC 111 sends the request to RAC 112, the request is stored in buffer 201, and is later forwarded to the MAC 113. If the request if to a local memory line, MAC will access the memory line from memory and send it back as a response, to the original PAC.

There are also times when processor 110 requests a line memory and the line memory is cached in another processor. In that case, the request goes from PAC 111 to MAC 113, and MAC 113 determines that the line memory is at a remote location, and then sends a request to a second PAC to access the line memory. The second PAC routes the request to the appropriate processor, and then sends back the data from the memory line as a response. So in this scenario, the PAC sends response across the RAC to the MAC, where it is eventual delivered to the first PAC wherein the request originated.

FIGURE 3 depicts the arrangement of cross bar out arbiter 301 that resides in PAC 111. Arbiter 301, in conjunction with buffer 201 performs the dynamic buffer allocation. Each arbiter 301 has three counter registers 302, 303, 304. Counter 302 is a request counter that keeps track of the total number of requests that are currently in use in buffer 201. Counter 303 is the response counter that keeps track of the total number of responses that are currently in use in buffer 201. Counter 304 is the total counter that keeps track of the total number of buffer locations currently allocated for use by both responses and requests in buffer 201. All three of these counters are used as inputs to cross-bar out arbiter 301.

The other three inputs to arbiter 301 are the buffer limits, which can, if desired, be set by software. Request limit 307 indicates the maximum buffer space that can be used for request packets. Response limit 308 indicates the maximum buffer space that can be used for

response packets. Limit 309 indicates the total size of the buffer or the total amount of both response and request packets that the buffer will hold. These three limits cause registers that can be written by the system to allow the limits to be flexible and changeable by software commands.

Cross-bar arbiter 301, using data from the limit inputs and the counter inputs, decides whether to send a request packet or to send a response packet. Suppose, the PAC has an output directing the dispatch of a request packet and another output directing the dispatch of a response packet. If the request limit is greater than the request counter and the total limit is greater than the total counter, then it is safe to send the request packet. If the response limit is greater than the response counter and the total limit is greater than the total counter, then it is safe to send the response packet. However, if one of these groups of conditions is not met, then the PAC can send the packet with the conditions that are met, thus preventing packet jams. Moreover, when the 20 total limit is the same or less than the total counter, the buffer is full and both packets would be held until the RAC sends information stating that it has freed up some of the buffer locations.

The buffer space reserved for request packets is the total limit minus the response limit, for the 8/8/10 arrangement discussed previously. This arrangement yields a reserved request space of two. The buffer space reserved for response packets is the total limit minus the request limit, for the 8/8/10 arrangement discussed previously, yielding a reserved response space of two. The remainder of the buffer space, called the dynamic space is equal to the response limit plus the request limit minus the total limit, for the 8/8/10 arrangement discussed previously and yields a dynamic space of six.

Arrangements other than 8/8/10 are possible, however, at least one space should always be reserved for response packets. Otherwise, if the buffer were to be filled up with requests, no response packets could be moved, and the system could be dead-locked. This would yield a 9/10/10 arrangement, i.e. a maximum of nine requests, a maximum of ten responses, of a ten packet buffer. The 9/10/10 system is the most dynamic system, with a dynamic space of nine. The least dynamic system would be a 5/5/10, with a dynamic space of zero, this effectively is the prior art arrangement.

The 8/8/10 arrangement means at least a total of four spaces are reserved, and six spaces are dynamic. This arrangement has been found to work well at keeping the packets moving. A 7/7/10 is less flexible, with only four locations that are dynamically allocable, because three spaces are reserved for requests and three more for responses.

Whenever the PAC sends a request packet, it increments both the request counter and the total counter. The RAC stores the request until the MAC is ready to

receive it. When the request packet is sent on to the MAC, then the RAC sends a count of the actual number of requests that have been sent out to the MACs. When the PAC receives this count information from the RAC, the PAC subtracts the number of sent out packets from both the request counter and the total counter. Thus, the counters are decremented when the RAC sends out the request.

Whenever the PAC sends a response packet it increments both the response counter and the total counter. The RAC stores the response until the MAC is ready to receive it. When the response packet is sent on to the MAC, then the RAC sends a count of the actual number of responses that have been sent out to the MACs. When the PAC receives this count information from the RAC, the PAC subtracts the number of sent out packets from both the response counter and the total counter. Thus, the counters are decremented when the RAC sends out the response.

The RAC has no knowledge of the actual allocation of the buffer space between request and response. The RAC knows that it is receiving requests and responses packets, and the number of packets of each type being sent out. The RAC sends this information back to the PAC. Buffer 201 is ideally physically one buffer and is broken up logically into request buffers and responses buffers. However, the system could work with multiple physical registers. The RAC knows which buffer locations are which, and which buffer locations currently contain responses, but it does not receive information about the counters and limits in the PAC.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims

40

- A computer system having a processor that creates request packets to access memory and creates response packets that satisfy queries made by the system, the system comprising:
 - a dynamically allocable buffer space for storing and routing the request packets and the response packets; and
 - an arbiter for receiving the request packets and the response packets from the processor, and for making determinations whether to send the request packets and the response packets to the buffer space.
- The computer system of claim 1, wherein said determinations are made in part, under control of:
 - a request counter that stores a number value

representing a total number of request packets currently stored in the buffer space;

a response counter that stores a number value representing a total number of response packets currently stored in the buffer space;

a total counter that stores a number value representing a total number of both request packets and response packets currently stored in the buffer space;

a request limit value representing a maximum number of request packets that can be stored in the buffer space;

a response limit value representing a maximum number of response packets that can be stored in the buffer space; and

a total limit value representing a maximum number of both request packets and response packets that can be stored in the buffer space.

3. The computer system of claim 2, wherein:

the arbiter compares the request limit with the request counter and compares the total limit with the total counter to determine whether to send the request packet to the buffer space; if the request limit is greater than the request counter, and if the total limit is greater than the total counter, then the arbiter will send the request packet and increment both the request counter and the total counter;

if the request limit is not greater than the request counter, then the arbiter compares the response limit with the response counter and compares the total limit with the total counter to determine whether to send the response packet to the buffer space; and

if the total limit is not greater than the total counter, then the arbiter will send neither the request packet nor the response packet until the total limit is greater than the total counter.

4. The computer system as in claim 2 or 3, wherein:

the buffer space transmits the request packet to a location in the system after receiving the request packet from the arbiter, and then relays transmission information to the arbiter; and the arbiter receives the transmission information and decrements the request counter and the total counter.

5. The computer system of claim 2, wherein:

the arbiter compares the response limit with the response counter and compares the total limit with the total counter to determine whether to send the response packet to the buffer space; if the response limit is greater than the

response counter, and if the total limit is greater than the total counter, then the arbiter will send the response packet and increment both the response counter and the total counter;

if the response limit is not grater than the response counter, then the arbiter compares the request limit with the request counter and compares the total limit with the total counter to determine whether to send the request packet to the buffer space; and

if the total limit is not greater than the total counter, then the arbiter will send neither the request packet nor the response packet until the total limit is greater than the total counter.

6. The computer system as in claim 2 or 5, wherein:

the buffer space transmits the response packet to a location in the system after receiving the response packet from the arbiter, and then relays transmission information to the arbiter; and

the arbiter receives the transmission information and decrements the response counter and the total counter.

The computer system as in one of claims 2-6, wherein:

the request limit, the response limit, and the total limit are alterable by software commands.

The computer system as in one of claims 2-7, wherein:

> a reserved request space of the buffer space is equal to the total limit minus the response limit; a reserved response space of the buffer space is equal to the total limit minus the request limit; and

> a dynamically allocable space of the buffer space is equal to the request limit plus the response limit minus the total limit.

9. The computer system as in one of claims 2-8, wherein:

the request limit is 8; the response limit is 8; the total limit is 10; the reserved request space is 2; the reserved response space is 2; and the dynamically allocable space is 6.

10. A method for dynamically allocating buffer space in a computer system, the method comprising the steps of: accepting request packets to access a memory;

accepting response packets that satisfy queries made by the system;

determining whether to send the request packets and the response packets to the buffer space;


dynamically allocating the buffer space so as to accommodate a maximum number of both request packets and response packets; and storing the request packets and the response packets in the buffer space.


6


40

45

50









Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) **EP 0 841 617 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 16.01.2002 Bulletin 2002/03

(51) Int CI.7: G06F 9/46


- (43) Date of publication A2: 13.05.1998 Bulletin 1998/20
- (21) Application number: 97111189.3
- (22) Date of filing: 03.07.1997
- (84) Designated Contracting States:

 AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC

 NL PT SE

 Designated Extension States:

 AL LT LV RO SI
- (30) Priority: 12.11.1996 US 748226
- (71) Applicant: Hewlett-Packard Company, A Delaware Corporation
 Palo Alto, CA 94304 (US)
- (72) Inventors:
 - Chaney, Kenneth Plano, Texas 75023 (US)
 Ruff, Michael T. South, Allen, Texas 75002 (US)
- (74) Representative: Schoppe, Fritz, Dipl.-Ing. Schoppe, Zimmermann & Stöckeler Patentanwälte Postfach 71 08 67 81458 München (DE)
- (54) Dynamic allocation of buffer space between requests and responses
- The space of a buffer 201 is logically partitioned into space reserved for requests only, space reserved for responses only, and space that can be used for either requests or responses, i.e., dynamically usable as needed by the system. An arbiter 301 uses three registers to keep track of the request buffer space 302, the response buffer space 303 and the dynamic space 304. The arbiter compares each of the registers with a corresponding limit 307, 308, and 309, to determine if a request packet or a response packet should be sent to the buffer. The limits are set by software and define the maximum number of request products, response packets, and total number of packets the buffer can hold. For example, the limit may be set to eight requests, eight responses and ten total. Thus two spaces are reserved for requests and two spaces are reserved for responses, and six are dynamically usable.



EP 0 841 617 A3



EUROPEAN SEARCH REPORT

Application Number EP 97 11 1189

Category X A	of relevant pass	ndication, where appropriate,	Relevant	CLASSIFICATION OF THE
		ages	to claim	APPLICATION (Int.C1.6)
Α	EP 0 729 106 A (NOK 28 August 1996 (199	IA MOBILE PHONES LTD)	1,10	G06F9/46
	* column 3, line 38 * column 4, line 30 * figures 3,4 *	- line 58 * - column 6, line 17 *	2-9	
A	us 5 511 214 A (YAM 23 April 1996 (1996 * the whole documen	-04-23)	1-10	
A	WITH GUARANTEES" IBM TECHNICAL DISCL	uly 1994 (1994-07-01), 55451	1-10	
Α	EP 0 353 051 A (OKI 31 January 1990 (19 * the whole documen		1-10	TECHNICAL FIELDS SEARCHED (int.CL6)
•			*	G06F
				-
	The present search report has	been drawn up for all claims	ŀ	
	Place of search	Date of completion of the search	' 	Examiner
	THE HAGUE	27 November 2001	Mic	chel, T
X:par Y:par doo	CATEGORY OF CITED DOCUMENTS rticutarly relevant if taken alone rticutarly relevant if combined with and aument of the same category shoological background	E : earlier paient de after the filing d	ocument, but publi ate in the application for other reasons	Hished on, or

2

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 97 11 1189

This annex tists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on...

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

27-11-2001

ΕP	0729106	Α	28-08-1996	GB EP	2298109 A 0729106 A1	21-08-1996 28-08-1996
				บร	5802351 A	01-09-1998
US	5511214	Α	23-04-1996	JP	2842738 B2	06-01-1999
				JP	6075911 A	18-03-1994
EP	0353051	Α	31-01-1990	JP	2037422 A	07-02-1990
				AU	.616987 B2	14-11-1991
	•			AU	" 3900889 A	01-02-1990
				CA	. 1328025 A1	22-03-1994
	•			DE	68924109 D1	12-10-1995
			• •	DE	68924109 T2	18-04-1996
				EP	0353051 A2	31-01-1990
				KR	9605106 B1	20-04-1996
			()	US	5068784 Â	26-11-1991
						•

For more details about this annex: see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)